

Contents

Foreword <i>Thomas W. Williams</i>	iii
Preface	v
Notation	xvii
1 Random Testing and Built-In Self-Test	1
1.1 TESTING OF DIGITAL CIRCUITS	1
1.1.1 Testing needs	
1.1.2 Scan design	
1.1.3 Some fundamental difficulties leading to BIST	
1.2 BUILT-IN SELF-TEST	7
1.2.1 On-line BIST	
1.2.2 Off-line BIST	
1.3 SOME QUESTIONS	12
NOTES and REFERENCES	14
2 Models for Digital Circuits and Fault Models	15
2.1 NOTATIONS AND MODELS FOR DIGITAL CIRCUITS	15
2.1.1 Combinational circuits	
2.1.2 Sequential circuits	
2.1.2.1 Synchronous sequential machine	
2.1.2.2 Asynchronous sequential machine	
2.1.2.3 Formal models	
2.1.3 Sequences of vectors	
2.1.3.1 Input language and output language	
2.1.3.2 Equivalent machines	
2.2 BASIC FAULT MODELS	26
2.2.1 Levels of modelling	
2.2.2 Defects, faults and errors	
2.2.3 Basic fault models	
2.2.3.1 Classical models	
2.2.3.2 Specific models	
2.2.3.3 Functional models	

2.3 FUNCTIONAL AND STRUCTURAL TESTING	35
2.3.1 Functional testing	
2.3.2 Structural testing	
2.3.3 Exhaustive testing	
NOTES and REFERENCES	39
3 Basic Concepts and Test Generation Methods	41
3.1 COMBINATIONAL CIRCUITS	41
3.1.1 Comparison between faulty and fault-free circuits	
3.1.2 Propagation through sensitized paths	
3.1.2.1 <i>Illustration of the principle</i>	
3.1.2.2 <i>About reconverging fanout and backtracking</i>	
3.1.3 Algebraic method	
3.1.4 Relations between faults	
3.1.4.1 <i>Fault collapsing</i>	
3.1.4.2 <i>Checkpoints</i>	
3.1.4.3 <i>Redundancy and masking</i>	
3.1.4.4 <i>Fault coverage</i>	
3.2 SEQUENTIAL CIRCUITS	57
3.2.1 Initialization and evasive faults	
3.2.1.1 <i>Initialization</i>	
3.2.1.2 <i>Compatible initial states and evasive faults</i>	
3.2.2 Comparison between faulty and fault-free circuits: Observers	
3.2.2.1 <i>The initial state of the faulty circuit is known</i>	
3.2.2.2 <i>The initial state of the faulty circuit is not known</i>	
3.2.3 Propagation	
3.2.4 Relations between faults	
3.2.4.1 <i>Fault collapsing</i>	
3.2.4.2 <i>Fault detectability</i>	
3.2.4.3 <i>Generation of a test sequence for a set of faults</i>	
NOTES and REFERENCES	80
4 Performance Measurements for a Test Sequence	83
4.1 DEFECT LEVEL	83
4.2 FAULT MODELS AND FAULT COVERAGE	86
4.3 RELATION BETWEEN FAULT COVERAGE AND DEFECT LEVEL	88
4.4 MEASUREMENTS OF THE CONFIDENCE LEVEL FOR RANDOM TESTING	90
4.4.1 Measurements derived from deterministic concepts	
4.4.2 Measurements specific to random testing	
4.4.3 Some properties	
4.4.3.1 <i>Relations between measurements</i>	
4.4.3.2 <i>Relations between faults in the context of random testing</i>	
NOTES and REFERENCES	105

5 Basic Principles of Random Testing	107
5.1 PRINCIPLE OF RANDOM TESTING	107
5.2 ALL THE SPECIFIED CASES AND ONLY THE SPECIFIED CASES SHOULD BE TESTED	109
5.2.1 Example of combinational circuit	
5.2.2 Example of asynchronous sequential circuit	
5.2.3 Example of synchronous sequential circuit	
5.2.4 Example of partly synchronous and partly asynchronous circuit	
5.2.5 Conclusion on specification	
5.3 ABOUT DETECTION POWER OF RANDOM TESTING	117
5.3.1 Markov chains associated with the observer	
5.3.1.1 <i>The initial state of the faulty machine is known</i>	
5.3.1.2 <i>The initial state of the faulty machine is unknown</i>	
5.3.1.3 <i>Generalized distribution</i>	
5.3.2 Limits of random testing	
5.3.3 Limits of deterministic testing	
5.3.4 Conclusion on detection power	
5.4 FIRST DETECTION AND MEMORY EFFECT	129
5.4.1 Combinational fault	
5.4.2 Sequential fault	
NOTES and REFERENCES	133
6 Random Test Length for Combinational Circuits	135
6.1 RANDOM TEST LENGTH	135
6.1.1 Random test length for a fault	
6.1.1.1 <i>Detection probability</i>	
6.1.1.2 <i>Random test length</i>	
6.1.2 Random test length for a set of faults	
6.1.2.1 <i>Expected fault coverage</i>	
6.1.2.2 <i>Worst case: minimum testing probability</i>	
6.2 COMPUTATION OF THE DETECTION PROBABILITY	147
6.2.1 Detection probability of a fault	
6.2.1.1 <i>Detection function</i>	
6.2.1.2 <i>Extended Cutting Algorithm</i>	
6.2.2 Detection probabilities for a set of faults	
6.2.2.1 <i>Controllability, observability, and activity</i>	
6.2.2.2 <i>Simulation</i>	
6.2.2.3 <i>Lower bounds on detectability</i>	
6.3 NUMERICAL RESULTS	162
NOTES and REFERENCES	164

7 Random Test Length for Sequential Circuits	167
7.1 ASYNCHRONOUS AND SYNCHRONOUS TESTS	167
7.2 TEST LENGTH FOR A FAULT	169
7.2.1 Example of exact calculation	
7.2.2 Accurate approximation for a large test length	
7.2.3 Obtaining the test length $L(\varepsilon)$	
7.3 APPROXIMATE METHODS	177
7.3.1 Minimal detecting transition sequence (MDTS)	
7.3.1.1 <i>Detecting transition sequence</i>	
7.3.1.2 <i>Detection set</i>	
7.3.2 Single transition faults	
7.3.2.1 <i>Approximate random test length</i>	
7.3.2.2 <i>Topics not taken into account</i>	
7.4. NUMERICAL RESULTS	188
NOTES and REFERENCES	190
8 Random Test Length for RAMs	193
8.1 MODELS	193
8.1.1 Models of RAMs	
8.1.2 Fault models	
8.1.2.1 <i>Faults in the decoder and read/write logic</i>	
8.1.2.2 <i>Faults in the memory cell array</i>	
8.2 TEST LENGTH FOR SINGLE FAULTS	197
8.2.1 Stuck-at fault of a memory cell	
8.2.1.1 <i>Influence of the distribution ψ</i>	
8.2.1.2 <i>Influence of initialization</i>	
8.2.1.3 <i>Influence of the number of cells</i>	
8.2.1.4 <i>Influence of the confidence level</i>	
8.2.1.5 <i>Concluding remarks</i>	
8.2.2 Faults in address decoding and read/write logic	
8.2.3 Faults in the memory cell array	
8.2.3.1 <i>Length coefficient for toggling fault</i>	
8.2.3.2 <i>Other faults</i>	
8.3 EXTENSION TO OTHER MODELS	209
8.3.1 Word-oriented memory	
8.3.1.1 <i>All the cells involved belong to different words</i>	
8.3.1.2 <i>PSFs such that some involved cells belong to the same word</i>	
8.3.1.3 <i>Coupling of bits in a single word</i>	
8.3.2 Multiple faults	
8.4 POWER OF RANDOM TESTING FOR RAMs	213
8.4.1 Linearity of test length as a function of the number of cells	
8.4.2 Comparison with deterministic testing	
8.4.3 Example of application to a batch of RAMs	
NOTES and REFERENCES	220

9 Random Test Length for Microprocessors	221
9.1 FUNCTIONAL MODELS	221
9.1.1 Functional model of a microprocessor	
9.1.2 Fault models	
9.1.2.1 <i>Faults in the registers</i>	
9.1.2.2 <i>Faults in the operators</i>	
9.1.2.3 <i>Faults in the register decoding function</i>	
9.1.2.4 <i>Faults in instruction decoding and control function</i>	
9.2 MARKOV CHAINS AND MDTs	228
9.2.1 First example	
9.2.2 Second example	
9.3 TEST LENGTH FOR FAULTS IN THE DATA PROCESSING SECTION	233
9.3.1 Faults in the registers	
9.3.2 Faults in the operators	
9.4 TEST LENGTH FOR FAULTS IN THE CONTROL SECTION	239
9.5 TEST LENGTH FOR A MICROPROCESSOR	241
9.5.1 Example microprocessor	
9.5.1.1 <i>Faults in the registers</i>	
9.5.1.2 <i>Faults in the operators</i>	
9.5.1.3 <i>Fault in the control section</i>	
9.5.1.4 <i>Fault in the whole microprocessor</i>	
9.5.2 Microprocessor Motorola 6800	
9.5.2.1 <i>Basic results</i>	
9.5.2.2 <i>Further results</i>	
NOTES and REFERENCES	247
10 Generation of Random Test Sequences	249
10.1 NEEDS	249
10.1.1 Set of vectors for combinational faults	
10.1.1.1 <i>Equal likelihood of all the input vectors</i>	
10.1.1.2 <i>Constant but not equally likely distribution</i>	
10.1.2 Set of subsequences for sequential faults	
10.1.2.1 <i>Synchronous test</i>	
10.1.2.2 <i>Asynchronous test (adjacent vectors)</i>	
10.1.2.3 <i>Generalized distribution</i>	
10.2 SOFTWARE GENERATION	254
10.2.1 Constant distribution	
10.2.2 Generalized distribution	
10.2.3 Comments on software generation	
10.3 HARDWARE GENERATION	257
10.3.1 Basic properties of LFSRs and <i>M</i> -sequences	
10.3.2 Constant Distribution	
10.3.2.1 <i>Equally likely distribution</i>	
10.3.2.2 <i>Weighted test vectors</i>	
10.3.3 Sequence of adjacent vectors	

10.3.4	Generalized distribution. Example for the Motorola 6800 microprocessor.	
10.3.4.1	<i>General description of the random test machine</i>	
10.3.4.2	<i>Principle of the input sequence generation</i>	
10.3.4.3	<i>Hardware test pattern generator</i>	
	NOTES and REFERENCES	276
11	Experimental Results	277
11.1	TTL CIRCUITS	277
11.1.1	Batch of 61 circuits reference 483 E	
11.1.2	Memory effect in sequential circuits	
11.2	LSI CMOS CIRCUITS	281
11.3	MOTOROLA 6800 MICROPROCESSOR	283
11.3.1	Experimental results for a set of 60 microprocessors	
11.3.2	Experiments versus theory	
11.4	OTHER EXPERIMENTAL RESULTS	290
11.4.1	Experiments by W. Luciw: Intel 8080 microprocessor	
11.4.2	Experiments by A. Laviron <i>et al.</i> : Motorola 6800 microprocessor	
11.4.3	Experiments by R. Velazco <i>et al.</i> : Motorola 6800 microprocessor	
11.4.4	Experiments by D.A. Wood <i>et al.</i> : multiprocessor cache controller	
	NOTES and REFERENCES	296
12	Signature Analysis	299
12.1	GENERAL FEATURES	299
12.1.1	Aliasing and non-revelation	
12.1.2	General property	
12.1.3	Choice of k	
12.2	SINGLE INPUT SIGNATURE ANALYSERS	306
12.2.1	Counting methods	
12.2.2	Signature by linear feedback shift register	
12.2.3	Properties of SISR	
12.2.4	Cost of signature analysis	
12.3	MULTIPLE INPUT SIGNATURE ANALYSERS	322
12.3.1	Space dependent and time dependent errors	
12.3.2	MISR if $m \leq k$	
12.3.3	MISR if $m > k$	
12.3.4	SISR for periodic errors	
	NOTES and REFERENCES	334

13 Design For Random Testability	337
13.1 DESIGN FOR TESTABILITY IN GENERAL	337
13.2 EXTENDED SPECIFICATION	338
13.3 DECORRELATION BY EXOR GATES	342
13.4 FACTORIZATION IN COMBINATIONAL FUNCTIONS	347
NOTES and REFERENCES	351
Postface	353
Appendices	357
A Random Pattern Sources	357
B Calculation of a Probability of Complete Fault Coverage	361
C Finite Markov Chains	363
D Black-Box Fault Model	365
E Exact Calculation of Activities	371
F Comparing Asynchronous and Synchronous Test	375
G Proofs of Properties 7.1, 7.2, and 12.3	379
H Microprocessor Motorola 6800	385
I Pseudorandom Testing	389
J Random Testing of Delay Faults	393
K Subsequences of Required Lengths	397
L Diagnosis from Random Testing	401
M Conjectures on Multiple Faults	407
Exercises	411
Solutions to exercises	425
Bibliography	447
Index	463