

Le présent fichier PDF est extrait du document

M8063 Falcon, SBC-11/21
Single-Board Computer, User's Guide
Preliminary

Guide daté de 1981, et édité par DEC – Digital Equipment Corporation

Ce guide est disponible sous le numéro **AC-26776** dans l'inventaire de la collection de l'ACONIT, Association pour un conservatoire de l'informatique et de la télématique, Grenoble.

Le SBC-11/21 est un ordinateur 16 bits tenant sur une seule carte électronique. Il n'est pas clair pourquoi il y a le nom de M8063-Falcon : cela aurait pu en effet correspondre au nom du microprocesseur utilisé. Le M faisant penser à Motorola, mais cela ne semble pas correspondre ; il y a eu un Intel 8063, mais il n'a jamais été mis en production.

Ce guide décrit l'architecture du système d'ordinateur, ainsi que les informations nécessaires à sa programmation.

Ce système rassemble des éléments d'un ordinateur de type PDP-11, sur un seul circuit imprimé d'où son nom de SBC-11, pour Single Board Computer (Ordinateur mono-circuit). Ce circuit imprimé a pour dimension 8.5 x 5.2 pouces. Il contient 4 K-octets de mémoire RAM, et des connexions pour aller jusqu'à 32 K-octets de mémoire vive externe.

Toutes les instructions d'un PDP-11 ne sont pas présentes, mais seulement une sous-partie identifiée comme /21.

Le présent PDF est une copie de pages de ce guide :

- page de couverture
- page de copyright
- table des matières (10 pages)
- préface (une page)

Pour utiliser ce document, mentionnez DEC – Digital Equipment Corporation, ainsi que la Base de Données ACONIT n° 26776.

Il est rappelé que la loi sur les droits d'auteur n'autorise que les reproductions partielles de documents à titre individuel et pour des motifs de recherche.

EK-KXT11-UG-PRE

M8063 Falcon SBC-11/21 Single-Board Computer User's Guide

PRELIMINARY

digital

Copyright © 1981 by Digital Equipment Corporation

All Rights Reserved

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation:

DIGITAL	TOPS-20	MASSBUS
DEC	DECsystem-10	OMNIBUS
PDP	DECSYSTEM-20	OS/8
DECUS	DIBOL	RSTS
UNIBUS	EDUSYSTEM	RSX
DECnet	VAX	IAS
TOPS-10	VMS	MINC-11

CONTENTS

	Page
CHAPTER 1 INTRODUCTION	
1.0 GENERAL.....	1-1
1.1 SPECIFICATIONS.....	1-2
1.1.1 Physical.....	1-2
1.1.2 Power Requirements.....	1-2
1.1.3 Environmental.....	1-4
1.2 BACKPLANE PIN UTILIZATION.....	1-5
1.3 RELATED HARDWARE MANUALS.....	1-6
CHAPTER 2 INSTALLATION	
2.0 GENERAL.....	2-1
2.1 SELECTING OPERATIONAL FEATURES.....	2-1
2.1.1 Battery Backup.....	2-1
2.1.2 Wake Up Circuit.....	2-6
2.1.3 Starting Address.....	2-8
2.1.4 Interrupts.....	2-8
2.1.5 Parallel I/O.....	2-10
2.1.6 Serial I/O.....	2-13
2.1.7 Memories.....	2-13
2.1.7.1 Memory Maps.....	2-15
2.1.7.2 PROMs/EPROMs.....	2-17
2.1.7.3 RAMs.....	2-19
2.2 SELECTING BACKPLANES AND OPTIONS.....	2-20
2.3 POWER SUPPLY.....	2-21
2.4 EXTERNAL CABLES.....	2-21
2.4.1 Parallel I/O Interface (J3).....	2-21
2.4.2 Serial Line Interfaces (J1 and J2).....	2-23
2.5 VERIFYING OPERATION.....	2-26
2.5.1 Macro-ODT Option.....	2-26
2.5.2 Loopback Connectors.....	2-26
2.5.3 Verification Procedure.....	2-26
CHAPTER 3 OPTIONS	
3.0 GENERAL.....	3-1
3.1 SUPPORTED OPTIONS.....	3-1
3.2 UNSUPPORTED OPTIONS.....	3-5
CHAPTER 4 MACRO-ODT	
4.0 GENERAL.....	4-1
4.1 INSTALLATION AND CONFIGURATION.....	4-1
4.2 ENTRY CONDITIONS.....	4-1
4.2.1 Macro-ODT Input Sequence.....	4-1

4.2.2	Macro-ODT Output Sequence.....	4-2
4.3	MACRO-ODT COMMANDS.....	4-2
4.3.1	/ (ASCII 057) Slash.....	4-3
4.3.2	<CR> (ASCII 15) Carriage Return.....	4-4
4.3.3	<LF> (ASCII 12) Line Feed.....	4-4
4.3.4	R (ASCII 122) Internal Register Designator.....	4-6
4.3.5	S (ASCII 123) Processor Status Word.....	4-6
4.3.6	G (ASCII 107) Go.....	4-6
4.3.7	P (ASCII 120) Proceed.....	4-7
4.3.8	DD, DX, DY Bootstraps.....	4-7
4.3.9	X (ASCII 130) Diagnostics.....	4-9
4.4	INITIALIZATION.....	4-9
4.5	WARNINGS AND PROGRAMMING HINTS.....	4-9
4.5.1	Error Decoding.....	4-9
4.5.2	ODT Stack Warning.....	4-9
4.5.3	Addresses to Avoid.....	4-9
4.5.4	CPU Priority.....	4-9
4.5.5	Terminal Related Problems.....	4-10
4.5.6	Spurious HALTs.....	4-10
4.5.7	Serial I/O Protocol.....	4-10
4.5.8	Interrupt Vector Initialization.....	4-10

CHAPTER 5 SYSTEM ARCHITECTURE

5.0	GENERAL.....	5-1
5.1	MICROPROCESSOR ARCHITECTURE.....	5-1
5.1.1	Registers.....	5-1
5.1.1.1	General Registers.....	5-1
5.1.1.2	Status Register.....	5-1
5.1.2	Hardware Stack.....	5-2
5.1.3	Interrupts.....	5-4
5.2	DMA (DIRECT MEMORY ACCESS).....	5-5
5.3	MEMORY ORGANIZATION.....	5-5
5.4	POWER UP/DOWN FACILITY.....	5-7

CHAPTER 6 PROGRAMMING INFORMATION

6.0	GENERAL.....	6-1
6.1	ASYNCHRONOUS SERIAL LINE UNITS.....	6-1
6.1.1	Data Baud Rates.....	6-3
6.1.2	Interrupts.....	6-8
6.2	PROGRAMMING THE PARALLEL I/O INTERFACE.....	6-8
6.2.1	How To Use This Section of The Manual.....	6-10
6.2.2	Modes of Operation.....	6-10
6.2.2.1	Port C Register.....	6-10
6.2.2.2	Mode 0 Basic Input/Output.....	6-10
6.2.2.3	Port A and B Registers.....	6-10
6.2.2.4	Port C Register in Mode 0.....	6-13
6.2.2.5	Mode 1 (Strobed Input/Output).....	6-14

6.2.2.6	Mode 2 (Strobed Bidirectional I/O).....	6-14
6.2.3	Control Word Register.....	6-21
6.2.3.1	Mode Selection.....	6-25
6.2.3.2	Setting Bits in Port C.....	6-25
6.2.4	Parallel I/O Initialization.....	6-27
6.2.5	Parallel I/O Handshaking.....	6-27

CHAPTER 7 ADDRESSING MODES AND INSTRUCTION SET

7.0	GENERAL.....	7-1
7.1	ADDRESSING MODES.....	7-1
7.1.1	Single Operand Addressing.....	7-3
7.1.2	Double Operand Addressing.....	7-4
7.1.3	Direct Addressing.....	7-5
7.1.3.1	Register Mode.....	7-6
7.1.3.2	Autoincrement Mode.....	7-8
7.1.3.3	Autodecrement Mode (Mode 4).....	7-10
7.1.3.4	Index Mode (Mode 6).....	7-11
7.1.4	Deferred (Indirect) Addressing.....	7-13
7.1.5	Use of the PC as a General Register.....	7-17
7.1.5.1	Immediate Mode.....	7-18
7.1.5.2	Absolute Addressing.....	7-19
7.1.5.3	Relative Addressing.....	7-21
7.1.5.4	Relative Deferred Addressing.....	7-22
7.1.6	Use of Stack Pointer as General Register.....	7-22
7.2	INSTRUCTION SET.....	7-23
7.2.1	Instruction Formats.....	7-24
7.2.1.1	Byte Instructions.....	7-26
7.2.2	List of Instructions.....	7-27
7.2.3	Single Operand Instructions.....	7-29
7.2.3.1	General.....	7-29
7.2.3.2	Shifts & Rotates.....	7-33
7.2.3.3	Multiple Precision.....	7-38
7.2.3.4	PS Word Operators.....	7-41
7.2.4	Double Operand Instructions.....	7-42
7.2.4.1	General.....	7-42
7.2.4.2	Logical.....	7-46
7.2.5	Program Control Instructions.....	7-49
7.2.5.1	Branches.....	7-49
7.2.5.2	Signed Conditional Branches.....	7-54
7.2.5.3	Unsigned Conditional Branches.....	7-57
7.2.5.4	Jump & Subroutine Instructions.....	7-59
7.2.5.5	Traps.....	7-64
7.2.5.6	Reserved Instruction Traps.....	7-68
7.2.5.7	Halt Interrupt.....	7-68
7.2.5.8	Trace Trap.....	7-68
7.2.5.9	Power Failure Interrupt.....	7-69
7.2.5.10	Interrupts.....	7-69

7.2.5.11	Special Cases T-bit.....	7-69
7.2.6	Miscellaneous Instructions.....	7-70
7.2.7	Condition Code Operators.....	7-71

CHAPTER 8 THEORY OF OPERATION

8.0	GENERAL.....	8-1
8.1	MICROPROCESSOR.....	8-1
8.1.1	Microprocessor Initialization.....	8-4
8.1.1.1	RESET.....	8-4
8.1.1.2	Power Up.....	8-5
8.1.2	Clock Input.....	8-5
8.1.3	Ready Input.....	8-5
8.1.4	Microprocessor Control Signals.....	8-5
8.1.4.1	Row Address Strobe (RAS).....	8-6
8.1.4.2	Column Address Strobe (CAS).....	8-6
8.1.4.3	Priority In (PI).....	8-6
8.1.4.4	Read/Write (R/-WHB and R/-WLB).....	8-6
8.1.4.5	Select Output Flags (SEL0 and SEL1).....	8-6
8.1.4.6	Bus Clear (BCLR).....	8-6
8.1.4.7	Clock Out (COUT).....	8-6
8.1.5	Microprocessor Transactions.....	8-6
8.1.5.1	Fetch/Read.....	8-7
8.1.5.2	Write.....	8-7
8.1.5.3	IAK.....	8-10
8.1.5.4	DMA.....	8-11
8.1.5.5	ASPI.....	8-12
8.1.5.6	NOP.....	8-12
8.2	MODE REGISTER CONTROL.....	8-13
8.3	INTERRUPT CONTROL.....	8-15
8.3.1	Details of Interrupt Control Logic.....	8-17
8.3.2	READY.....	8-19
8.3.3	IAK DATA IN (IAKDIN).....	8-21
8.3.4	HALT Interrupt.....	8-21
8.3.5	Power Fail.....	8-24
8.3.6	Local.....	8-24
8.3.7	External.....	8-25
8.3.8	DMA Interrupt.....	8-25
8.4	DC004 PROTOCOL.....	8-25
8.5	ADDRESS LATCH.....	8-26
8.6	MEMORY ADDRESS DECODE.....	8-26
8.7	RAM MEMORY.....	8-26
8.8	ROM/RAM MEMORY SOCKETS.....	8-27
8.9	SERIAL LINE INTERFACE UNITS.....	8-29
8.10	PARALLEL I/O INTERFACE.....	8-31
8.11	POWER UP.....	8-33
8.12	CLOCK.....	8-34
8.13	CLOCK CONTROL.....	8-35
8.14	DMA.....	8-37

8.15	TSYNC.....	8-38
8.16	READ/WRITE.....	8-39
8.17	REPLY TIMEOUT.....	8-41
8.18	BUS CONTROL.....	8-42

CHAPTER 9 LSI-11 BUS

9.0	GENERAL.....	9-1
9.1	SBC-11/21 SINGLE BOARD COMPUTER.....	9-2
9.2	MASTER/SLAVE RELATIONSHIP.....	9-2
9.3	DATA TRANSFER BUS CYCLES.....	9-4
9.3.1	Bus Cycle Protocol.....	9-5
9.3.1.1	Device Addressing.....	9-5
9.3.2	Direct Memory Access.....	9-11
9.4	INTERRUPTS.....	9-12
9.4.1	Device Priority.....	9-13
9.4.2	Interrupt Protocol.....	9-13
9.5	CONTROL FUNCTIONS.....	9-15
9.5.1	Halt.....	9-16
9.5.2	Initialization.....	9-16
9.5.3	Power Status.....	9-16
9.5.4	Power-Up/Down Protocol.....	9-16
9.6	LSI-11 BUS ELECTRICAL CHARACTERISTICS.....	9-17
9.7	MODULE CONTACT FINGER IDENTIFICATION.....	9-17

APPENDIX A INSTRUCTION TIMING

APPENDIX B PROGRAMMING DIFFERENCE LIST

APPENDIX C SOFTWARE DEVELOPMENT

APPENDIX D MACRO-ODT ROM

APPENDIX E SBC-11/21 SCHEMATICS

FIGURES

Figure No.	Title	Page
1-1	KXT11-AA (M8063) SBC-11/23 Module.....	1-3
2-1	SBC-11/21 Module Layout.....	2-2
2-2	Interrupt Configurations.....	2-9
2-3	Time-out During LSI-11 Bus Interrupt Acknowledge...	2-9
2-4	Parallel I/O Configuration.....	2-11
2-5	Socket Sets A and B Interconnection.....	2-15
2-6	Memory Configuration.....	2-16
2-7	Memory Maps.....	2-17
2-8	30 Pin Parallel I/O Connector.....	2-22
2-9	10 Pin Serial Line Unit Connector.....	2-24
2-10	BC20N-05 "Null Modem" Cable.....	2-25
2-11	BC21B-05 Modem Cable.....	2-25
5-1	Registers and Processor Status Word.....	5-2
5-2	Memory Maps.....	5-6
6-1	Serial Line Unit Interface (SLU).....	6-2
6-2	Serial Line Unit Register Bit Maps.....	6-4
6-3	Parallel I/O Interface.....	6-9
6-4	Parallel I/O Flowchart Guide.....	6-11
6-5	Mode 0 Port A or B, Bit Assignments.....	6-12
6-6	Mode 0 Port C Bit Assignments.....	6-13
6-7	Mode 1 Port C Bit Assignments.....	6-14
6-8	Mode 2 Port C Bit Assignments.....	6-22
6-9	Mode 1 Input Data Handshaking Sequence.....	6-28
6-10	Mode 1 Strobed Input Timing.....	6-28
6-11	Mode 1 Output Data Handshaking Sequence.....	6-29
6-12	Mode 1 Strobed Output Timing.....	6-30
6-13	Mode 1 Port B Strobed Output Timing.....	6-30
6-14	Mode 2 Port A Bidirectional Timing.....	6-32
7-1	Single Operand Addressing.....	7-3
7-2	Double Operand Addressing.....	7-4
7-3	Mode 0 Register.....	7-5
7-4	Mode 2 Autoincrement.....	7-5
7-5	Mode 4 Autodecrement.....	7-6
7-6	Mode 6 Index.....	7-6
7-7	INC R3 Increment.....	7-7
7-8	ADD R2, R4 Add.....	7-7
7-9	COMB R4 Complement Byte.....	7-8
7-10	CLR (R5)+ Clear.....	7-8
7-11	CLRB (R5)+ Clear Byte.....	7-9
7-12	ADD (R2)+ R4 Add.....	7-9
7-13	INC -(R0) Increment.....	7-10
7-14	INCB -(R0) Increment Byte.....	7-10
7-15	ADD -(R3), R0 Add.....	7-11
7-16	CLR 200 (R4) Clear.....	7-12
7-17	COMB 200 (R1) Complement Byte.....	7-12

7-18	ADD 30 (R2, 20 (R5) Add.....	7-13
7-19	Mode 1 Register Deferred.....	7-14
7-20	Mode 3 Autoincrement Deferred.....	7-14
7-21	Mode 5 Autodecrement Deferred.....	7-14
7-22	Mode 7 Index Deferred.....	7-15
7-23	CLR @ R5 Clear.....	7-15
7-24	INC @ (R2)+ Increment.....	7-16
7-25	COM @ -(R0) Complement.....	7-16
7-26	ADD @ 100 (R2), R1 Add.....	7-17
7-27	ADD # 10, R0 Add.....	7-19
7-28	CLR @ # 1100 Clear.....	7-20
7-29	ADD @ # 2000 Add.....	7-20
7-30	INC A Increment.....	7-21
7-31	CLR @ A Clear.....	7-22
7-32	Single Operand Group.....	7-24
7-33	Double Operand Group.....	7-24
7-34	Program Control Group Branch.....	7-24
7-35	Program Control Group JSR.....	7-24
7-36	Program Control Group (RTS).....	7-25
7-37	Program Control Group Traps.....	7-25
7-38	Program Control Group Subtract.....	7-25
7-39	Operate Group.....	7-25
7-40	Condition Group.....	7-25
7-41	Byte Instructions.....	7-26
7-42	CLR.....	7-29
7-43	COM.....	7-30
7-44	INC.....	7-31
7-45	DEC.....	7-31
7-46	NEG.....	7-32
7-47	TST.....	7-33
7-48	ASR.....	7-34
7-49	ASR Description.....	7-34
7-50	ASL.....	7-34
7-51	ASL Description.....	7-35
7-52	ROR.....	7-35
7-53	ROR Description.....	7-36
7-54	ROL.....	7-36
7-55	ROL Description.....	7-37
7-56	SWAB.....	7-37
7-57	Multiple Precision.....	7-38
7-58	ADC.....	7-39
7-59	SBC.....	7-40
7-60	SXT.....	7-40
7-61	MFPS.....	7-41
7-62	MTPS.....	7-42
7-63	MOV.....	7-42
7-64	CMP.....	7-44
7-65	ADD.....	7-44
7-66	SUB.....	7-45

7-67	BIT.....	7-46
7-68	BIC.....	7-47
7-69	BIS.....	7-48
7-70	XOR.....	7-48
7-71	BR.....	7-50
7-72	BNE.....	7-51
7-73	BEQ.....	7-51
7-74	BPL.....	7-52
7-75	BMI.....	7-52
7-76	BVC.....	7-53
7-77	BVS.....	7-53
7-78	BCC.....	7-54
7-79	BCS.....	7-54
7-80	BGE.....	7-55
7-81	BLT.....	7-56
7-82	BGT.....	7-56
7-83	BLE.....	7-57
7-84	BHI.....	7-57
7-85	BLOS.....	7-57
7-86	BHIS.....	7-58
7-87	BLO.....	7-58
7-88	JMP.....	7-59
7-89	JSR.....	7-60
7-90	JSR Example.....	7-62
7-91	RTS.....	7-63
7-92	RTS Example.....	7-63
7-93	SOB.....	7-64
7-94	EMT.....	7-64
7-95	EMT Example.....	7-65
7-96	TRAP.....	7-66
7-97	BPT.....	7-66
7-98	IOT.....	7-67
7-99	RTI.....	7-67
7-100	RTT.....	7-68
7-101	HALT.....	7-70
7-102	WAIT.....	7-70
7-103	RESET.....	7-71
7-104	MFPT.....	7-71
7-105	Condition Code Operators.....	7-71
8-1	SBC-11/21 Functional Block Diagram.....	8-2
8-2	SBC-11/21 Microprocessor.....	8-4
8-3	Fetch/Read Transaction.....	8-8
8-4	Write Transaction.....	8-9
8-5	IACK Transaction.....	8-10
8-6	DMA Transaction.....	8-11
8-7	ASPI Transaction.....	8-12
8-8	BUS NOP Transaction.....	8-13
8-9	Mode Register Control.....	8-14
8-10	SBC-11/21 Interrupt Logic.....	8-16

8-11	Interrupt Control.....	8-17
8-12	Ready.....	8-20
8-13	IAKDIN.....	8-22
8-14	HALT Interrupt.....	8-23
8-15	Memory Maps.....	8-27
8-16	RAM Memory.....	8-28
8-17	ROM/RAM Memory Sockets.....	8-29
8-18	Serial Line Interface Units.....	8-30
8-19	Parallel I/O Interface.....	8-32
8-20	Power Up.....	8-33
8-21	Clock.....	8-35
8-22	Clock Control.....	8-36
8-23	DMA.....	8-37
8-24	TSYNC.....	8-39
8-25	Read/Write.....	8-40
8-26	Reply Timeout.....	8-41
8-27	Bus Control.....	8-42
9-1	DATI Bus Cycle.....	9-6
9-2	DATI Bus Cycle Timing.....	9-8
9-3	DATO or DATOB Bus Cycle.....	9-9
9-4	DATO or DATOB Bus Cycle Timing.....	9-10
9-5	DMA Protocol.....	9-12
9-6	DMA Request/Grant Timing.....	9-13
9-7	Interrupt Request/Acknowledge Sequence.....	9-14
9-8	Power-Up/Power-Down Timing.....	9-17
9-9	Double-Height Module Contact Finger Identification.....	9-18
C-1	Overview of Software Development.....	C-4
C-2	Application Overview.....	C-7
C-3	Monitor Program.....	C-8
C-4	Load Map.....	C-10
C-5	Power Up Task.....	C-10
C-6	Power Fail Recovery.....	C-10
C-7	SLU Diagnostic Task.....	C-11
C-8	RAM Diagnostic Task.....	C-12
C-9	ROM Diagnostic Task.....	C-12
C-10	Parallel I/O Diagnostic Task.....	C-13
C-11	Control Task.....	C-14
C-12	Power Fail Task.....	C-15

TABLES

Table No.	Title	Page
1-1	SBC-11/21 Module Backplane Pin Utilization.....	1-5
2-1	Configuration Pin Definitions.....	2-3
2-2	Standard Factory Configuration.....	2-7
2-3	Mode Register Configuration.....	2-8

2-4	Mode 0 Buffer Configuration (No Handshake).....	2-12
2-5	Mode 1 Buffer Configuration (Strobed I/O).....	2-13
2-6	Mode 2 Buffer Configuration and Handshake.....	2-14
2-7	Jumper Connection and BREAK Response.....	2-14
2-8	Memory Map Configurations.....	2-16
2-9	Socket Set A Configuration for EPROM/PROM.....	2-18
2-10	Socket Set B Configuration for EPROM/PROM.....	2-19
2-11	Socket Set A Configuration for RAM.....	2-20
2-12	Socket Set B Configuration for RAM.....	2-20
2-13	EIA Slew Rate Resistor Values.....	2-23
2-14	Diagnostic Fault Indicators.....	2-28
3-1	Unsupported LSI-11 Options.....	3-5
4-1	Macro-ODT Commands.....	4-3
4-2	Macro-ODT States and Valid Input Characters.....	4-5
5-1	Processor Status Word Bit Descriptions.....	5-3
5-2	PSW Interrupt Levels.....	5-4
5-3	SBC-11/21 Interrupts.....	5-7
6-1	Serial Line Unit Register Addresses.....	6-1
6-2	Receiver Control and Status Bit Descriptions.....	6-3
6-3	Receiver Data Buffer Bit Descriptions.....	6-5
6-4	Transmitter Control and Status Bit Description.....	6-6
6-5	Transmitter Data Buffer Bit Descriptions.....	6-7
6-6	Parallel I/O Register Addresses.....	6-8
6-7	Mode 0 Configuration.....	6-12
6-8	Mode 0 Port A or B Bit Descriptions.....	6-12
6-9	Mode 0 Port C Bit Descriptions.....	6-13
6-10	Port C Control Signals in Mode 1.....	6-15
6-11	Combinations of Mode 1.....	6-16
6-12	Mode 1 Port C Bit Descriptions.....	6-17
6-13	Mode 1 Configuration.....	6-21
6-14	Port C Control Signals in Mode 2.....	6-22
6-15	Mode 2 Port C Bit Descriptions.....	6-23
6-16	Mode 2 Configuration.....	6-24
6-17	Control Register Mode Selection Bit Functions.....	6-24
6-18	Control Words for Mode Selection.....	6-25
6-19	Control Register Bit Set/Reset Bit Functions.....	6-26
6-20	Interrupt Set/Reset Control Words.....	6-26
6-21	Mode 1 Input Handshaking Signals.....	6-27
6-22	Mode 1 Output Handshaking Signals.....	6-29
6-23	Mode 2 Bidirectional Handshaking Signals.....	6-31
8-1	Start Address Configurations.....	8-15
8-2	Designated Interrupts.....	8-18
8-3	Serial Line Unit Registers.....	8-31
8-4	PPI Addressable Registers.....	8-32
9-1	Signal Assignments.....	9-3
9-2	Data Transfer Operations.....	9-4
9-3	Bus Signals Used in Data Transfer Operations.....	9-4
9-4	Bus Pin Identifiers.....	9-19

PREFACE

This manual provides the user with configuration, system architecture and programming information for the SBC-11/21. The configuration requirements are described in Chapter 2 and the system architecture is presented in Chapter 5. The programming techniques are described in Chapter 6 and the instruction set is listed in Chapter 7. The operational theory is presented in Chapter 8 and the schematics are in Appendix E. The Macro-ODT option is described in Chapter 4 and the listing is in Appendix D. Options for use on the LSI-11 bus are listed in Chapter 3 and the module bus requirements are described in Chapter 9. An example of software development is covered by Appendix C. Appendix A summarizes the instruction timing and Appendix B compares the SBC-11/21 to other LSI-11 microprocessors.

NOTE

This manual is to be used only for the SBC-11/21 module, M8063 Revision C. This revision can be identified by the circuit board #501448C located on the module as described in Figure 1-1.